

APPLICATION

FOR

UNITED STATES LETTERS PATENT

**TITLE: USING ACOUSTIC ENERGY TO ACTIVATE
 IMPLANTED SPECIES**

INVENTOR: REZA M. GOLZARIAN

Express Mail No. EL990136750US

Date: November 24, 2003

USING ACOUSTIC ENERGY
TO ACTIVATE IMPLANTED SPECIES

Background

This invention relates generally to the fabrication of integrated circuits.

In the fabrication of integrated circuits, it is
5 common to form junctions for transistors by ion
implantation. For example, using a gate structure as a
mask, an ion implantation may form implanted regions. As a
result of the ion implantation, damage may occur to the
semiconductor substrate. In addition, many of the
10 implanted species may not find substitutional sites.

In order to repair the damage and to activate the
species into substitutional sites, it is common to use an
annealing or heating step. In modern semiconductor
processes rapid thermal annealing may be utilized to apply
15 a high heat in a relatively short amount of time.

Another option is to use laser energy, such as an
infrared laser, to rapidly heat the implanted region.
Existing efforts to use laser energy have run into
difficulties because the laser energy may be so intense it
20 actually melts the gate structures that are already in
place on the substrate at the time of the annealing step.

Thus, there is a need for better ways to anneal implanted regions in the manufacture of integrated circuits.

Brief Description of the Drawings

5 Figure 1 is an enlarged, schematic view of one stage in the manufacture of a semiconductor integrated circuit in one embodiment of the present invention;

 Figure 2 is an enlarged, cross-sectional view of a subsequent stage in accordance with one embodiment of the
10 present invention;

 Figure 3 is an enlarged, cross-sectional view of a subsequent stage in accordance with one embodiment of the present invention;

 Figure 4 is an enlarged, cross-sectional view of a
15 subsequent stage in accordance with one embodiment of the present invention;

 Figure 5 is an enlarged, cross-sectional view of a subsequent stage in accordance with one embodiment of the present invention;

20 Figure 6 is an enlarged, cross-sectional view of a subsequent stage in accordance with one embodiment of the present invention;

 Figure 7 is an enlarged, cross-sectional view of a subsequent stage in accordance with one embodiment of the
25 present invention;

Figure 8 is an enlarged, cross-sectional view of a stage corresponding to Figure 7 in an alternative embodiment of the present invention; and

Figure 9 is an enlarged, cross-sectional view
5 corresponding to the stage as shown in Figures 6 and 7 in accordance with still another embodiment of the present invention.

Detailed Description

Referring to Figure 1, in accordance with one
10 embodiment of the present invention, a semiconductor manufacturing process may begin by forming an epitaxial layer 10 on a wafer W. The epitaxial layer 10 may be exposed to a boron implant. The boron implant I_B may be a low-resistive high-dose implant, as one example. The boron
15 implanted structure is then subjected to a thermal anneal, for example at 1100°C, as indicated in Figure 2. As a result of the anneal, the implanted boron diffuses throughout the epitaxial layer 10.

Referring to Figure 3, the structure may next be
20 exposed to a silicon preamorphous implant I_{SI} to form a silicon implanted region 14. Next, a carbon implant I_C may be used to form a carbon barrier layer 16 between the silicon layer 14 and the epitaxial layer 10, as shown in Figure 4.

25 Next, an N-type species, such as arsenic or phosphorous, may be implanted to form an N-type implanted

layer 18 as shown in Figure 5. Again, a thermal annealing step may be implemented as shown in Figure 6 to diffuse the implanted N-type impurity and to increase the depth of the layer 18. Conventionally, this annealing step may be a
5 rapid thermal annealing step which increases the depth of the implanted species and activates some, but not all, of the implanted species.

Thus, it would be desirable to activate a higher percentage of the implanted species without damaging the
10 wafer. With laser annealing, a gate structure (not shown), such as a polysilicon gate structure utilized as a mask for the implantation, may be damaged by the high temperatures generated by laser annealing.

Activation may be accomplished without unduly heating
15 the semiconductor structure by using acoustic or phonon activation. For example, two different lasers may be utilized. One laser may be an infrared laser utilized to heat the exposed region to temperatures in excess of 1000°C. The other laser may be substantially lower energy,
20 heating the wafer to substantially less than 1000°C. For example, the second laser may be a laser that produces acoustic energy and generates phonons. Phonons are quanta of acoustic energy and are the acoustic analog of photons in the light domain. Phonon absorption is the absorption
25 of light energy by a lattice and its conversion to vibrational energy. Thus, by exposure to a lower energy

laser beam, phonon absorption may occur. The polysilicon layer may be protected via laser annealing at lower temperature while phonon energy is used to activate the implanted species.

5 The generation of phonons within the implanted regions facilitates the lower temperature activation of the implanted species. This may be accomplished while providing less thermal energy through the higher energy laser exposure. As a result, the semiconductor structure
10 may experience a smaller thermal load, and lower maximum temperatures. This may reduce the thermal damage that results with conventional laser annealing.

Referring to Figure 7, the combined higher and lower energy laser beams L2 may expose the implanted layer 18.
15 Phonon absorbing materials 20 may support the layer 18 and may be coupled to a wafer carrier 24. A phonon reflector 22 may be provided under the wafer 10. As a result of the phonon exposure, the percentage of substitutional species may be increased.

20 While an embodiment is illustrated in which a laser beam is utilized to generate acoustic energy and phonons, other techniques for generating phonons may also be utilized as indicated in Figure 8. In Figure 8, a single laser beam L1 may be utilized. The laser beam L1 may be an
25 infrared laser that may be utilized for generating temperatures on the order of 1000°C. The acoustic energy

source 28 for generating phonons may be a mechanical vibrational source, such as a piezoelectric transducer. The source 28 may be held within the carrier 24 that also supports the wafer. A phonon coupling region 26 may be
5 provided between the semiconductor wafer and the source 28. The carrier 24 may also include a phonon coupling element 26 above the wafer and above the layer 18 in some embodiments.

In accordance with still another embodiment of the
10 present invention, shown in Figure 9, the phonon activation may be coupled with conventional rapid thermal annealing processes. For example, a rapid thermal annealing furnace 32 may have rapid thermal annealing lamps 30. In addition, a wafer may be contained in the carrier 24 which includes
15 the source 28 and the coupling region 26, for purposes of providing acoustic activation of implanted species. The rapid thermal annealing and phonon activation may be done in the same module and at the same time in some embodiments.

20 Thus, in some embodiments of the present invention, activation may be augmented by phonon generation and acoustic energy. As a result, lower temperatures and lower thermal budgets may be possible in some embodiments of the present invention. Using lower thermal budgets and
25 maintaining lower temperatures may reduce damage to other

components associated with the wafer during the annealing step.

5 A variety of different lasers may be utilized in embodiments in which lasers are used to generate acoustic energy. For example, in one embodiment, pulsed lasers may be utilized. In other embodiments, variable or constant lasers may be utilized. Similarly, the acoustic source 28 may be pulsed, variable, or constant.

10 While the present invention has been described with respect to a limited number of embodiments, those skilled in the art will appreciate numerous modifications and variations therefrom. It is intended that the appended claims cover all such modifications and variations as fall within the true spirit and scope of this present invention.

15 What is claimed is: